



## Welcome to IEEE Xplore®

- Home
- What Can I Access?
- Log-out

## Tables of Contents

- Journals & Magazines
- Conference Proceedings
- Standards

## Search

- By Author
- Basic
- Advanced

## Member Services

- Join IEEE
- Establish IEEE Web Account
- Access the IEEE Member Digital Library

## IEEE Xplore®

- Access the IEEE Enterprise File Cabinet



Your search matched **33** of **1071730** documents.

A maximum of **500** results are displayed, **15** to a page, sorted by **Relevance Descending** order.

**Refine This Search:**

You may refine your search by editing the current search expression or enter new one in the text box.

pld <and> configuration

Check to search within this result set

**Results Key:**

**JNL** = Journal or Magazine   **CNF** = Conference   **STD** = Standard

**1 Run-time reconfiguration: towards reducing the density requirement of FPGAs**

*Brunham, K.; Kinsner, W.;*

Electrical and Computer Engineering, 2001. Canadian Conference on , Volume 2 , 13-16 May 2001

Pages:1259 - 1264 vol.2

[Abstract] [PDF Full-Text (420 KB)] IEEE CNF

**2 Intel's FLEXlogic FPGA architecture**

*Smith, D.E.;*

Compcon Spring '93, Digest of Papers. , 22-26 Feb. 1993

Pages:378 - 384

[Abstract] [PDF Full-Text (320 KB)] IEEE CNF

**3 A high speed, segmented, SRAM based FPGA architecture for the mobile market**

*Langston, D.;*

WESCON '93. Conference Record, , 28-30 Sept. 1993

Pages:327 - 332

[Abstract] [PDF Full-Text (416 KB)] IEEE CNF

**4 Logic synthesis for programmable logic devices**

*Hwang, T.-T.; Owens, R.M.; Irwin, M.J.;*

Computer Design: VLSI in Computers and Processors, 1990. ICCD '90.

Proceedings., 1990 IEEE International Conference on , 17-19 Sept. 1990

Pages:364 - 367

[Abstract] [PDF Full-Text (268 KB)] IEEE CNF

---

**5 Application design for configurable computing***Mangione-Smith, W.H.;*

Computer , Volume: 30 , Issue: 10 , Oct. 1997

Pages:115 - 117

---

[Abstract] [PDF Full-Text (208 KB)] IEEE JNL

---

**6 A family of user-programmable peripherals with a functional unit architecture***Shubat, A.S.; Trinh, C.Q.; Zaliznyak, A.; Ziklik, A.; Roy, A.; Kazerounian, R.; Cedar, Y.; Eitan, B.;*

Solid-State Circuits, IEEE Journal of , Volume: 27 , Issue: 4 , April 1992

Pages:515 - 529

---

[Abstract] [PDF Full-Text (1340 KB)] IEEE JNL

---

**7 An architecture for electrically configurable gate arrays***El Gamal, A.; Greene, J.; Reyneri, J.; Rogoyski, E.; El-Ayat, K.A.; Mohsen, A.*

Solid-State Circuits, IEEE Journal of , Volume: 24 , Issue: 2 , April 1989

Pages:394 - 398

---

[Abstract] [PDF Full-Text (472 KB)] IEEE JNL

---

**8 The Pesona16™ RISC 16-bit microprocessor-architecture, functional configurations, and performances***Rahman, A.A.A.; Rashid, Z.A.A.; Othman, M.;*

Semiconductor Electronics, 2001. Proceedings. ICSE 2000. 2000 IEEE International Conference on , 13-15 Nov. 2000

Pages:139 - 146

---

[Abstract] [PDF Full-Text (328 KB)] IEEE CNF

---

**9 An automatic testing technique for PLDs***Elsayed, A.; Elbably, M.; Elbolok, H.;*

Radio Science Conference, 2002. (NRSC 2002). Proceedings of the Nineteenth National , 19-21 March 2002

Pages:413 - 420

---

[Abstract] [PDF Full-Text (753 KB)] IEEE CNF

---

**10 A silicon efficient FLEX 6000 programmable logic architecture***Chiakang Sung; Cliff, R.; Huang, J.; Wang, B.; Khai Nguyen; Xiaobao Wang;**Veenstra, K.; Pedersen, B.; Turner, J.;*

Custom Integrated Circuits Conference, 1998., Proceedings of the IEEE 1998

14 May 1998

Pages:273 - 276

---

[Abstract] [PDF Full-Text (652 KB)] IEEE CNF

---

**11 The Logic Description Generator***Gokhale, M.B.; Kopser, A.; Lucas, S.P.; Minnich, R.G.;*

Application Specific Array Processors, 1990. Proceedings of the International

Conference on , 5-7 Sept. 1990  
Pages:111 - 120

[\[Abstract\]](#) [\[PDF Full-Text \(336 KB\)\]](#) [IEEE CNF](#)

---

**12 A 15 ns 2500 gate highly flexible CHMOS EPLD**

*Swartz, R.W.; Allen, M.J.;*  
Custom Integrated Circuits Conference, 1989., Proceedings of the IEEE 1989  
18 May 1989  
Pages:5.7/1 - 5.7/4

[\[Abstract\]](#) [\[PDF Full-Text \(252 KB\)\]](#) [IEEE CNF](#)

---

**13 Routing algorithms for programmable logic device design and manufacturing test development**

*Heath, J.R.; Vocke, N.J.; Stroud, C.E.; Emmert, J.;*  
AUTOTESTCON Proceedings, 2001. IEEE Systems Readiness Technology Conference , 20-23 Aug. 2001  
Pages:214 - 228

[\[Abstract\]](#) [\[PDF Full-Text \(1048 KB\)\]](#) [IEEE CNF](#)

---

**14 PLD of large area films onto substrate undergoing translational mc by mask method**

*Kuzanyan, A.S.;*  
Applied Superconductivity, IEEE Transactions on , Volume: 13 , Issue: 2 , Jur 2003  
Pages:2868 - 2870

[\[Abstract\]](#) [\[PDF Full-Text \(393 KB\)\]](#) [IEEE JNL](#)

---

**15 Current radiation issues for programmable elements and devices**

*Katz, R.; Wang, J.J.; Koga, R.; LaBel, K.A.; McCollum, J.; Brown, R.; Reed, R Cronquist, B.; Crain, S.; Scott, T.; Paolini, W.; Sin, B.;*  
Nuclear Science, IEEE Transactions on , Volume: 45 , Issue: 6 , Dec. 1998  
Pages:2600 - 2610

[\[Abstract\]](#) [\[PDF Full-Text \(1064 KB\)\]](#) [IEEE JNL](#)

---

[1](#) [2](#) [3](#) [Next](#)

---